Federal Awards · MICROELECTRONICS RESEARCH DEVELOPMENT CORPORATION · Award

A NOVEL DATA PROCESSING ACCELERATOR INTELLECTUAL PROPERTY (IP) RADIATION-HARDENED-BY-DESIGN (RHBD) CORE FOR…

Award details are derived from public USAspending.gov records. Not a bid recommendation.

Award details

Award ID
80NSSC18P2222
Contractor
MICROELECTRONICS RESEARCH DEVELOPMENT CORPORATION
Sub-agency / office
National Aeronautics and Space Administration
Award amount
$124,931
Period of performance
Jul 27, 2018 – Jan 25, 2019
NAICS
541713 — Research and Development in Nanotechnology
PSC
PSC AR11

Public award description

A NOVEL DATA PROCESSING ACCELERATOR INTELLECTUAL PROPERTY (IP) RADIATION-HARDENED-BY-DESIGN (RHBD) CORE FOR USE IN NASA FUTURE MISSIONS IS PROPOSED. THE CORE IS AN ARTIFICIAL NEURAL NETWORK ACCELERATOR BASED UPON WORK DONE AT GOOGLE, IBM, AND OTHERS. THE IP CORE IS KNOWN AS A TENSOR CORE AND FOLLOWS AN ARCHITECTURE OF MATRIX MULTIPLIERS, ACCUMULATORS, REGISTER FILES, AND FAST AND ABUNDANT MEMORY ACCESS. THE TENSOR CORE WILL BE DEVELOPED TO BE ADVANCED MICROCONTROLLER BUS ARCHITECTURE (AMBA) BUS COMPLIANT AND WILL FEATURE AN ARCHITECTURAL APPROACH TO EASILY EXPAND THE DATA PROCESSING ELEMENTS WHEN MORE DIE AREA IS AVAILABLE. THE CORE WILL BE DEVELOPED ON THE TRUSTED GLOBAL FOUNDRIES (GF) 32NM SILICON ON INSULATOR (SOI) PROCESS. THERE IS EXTENSIVE DEVELOPMENT CURRENTLY OCCURRING AT THIS PROCESS TECHNOLOGY, INCLUDING NASA S FUTURE HIGH PERFORMANCE SPACEFLIGHT COMPUTING (HPSC) PLATFORM. THE CORE IS PROPOSED AS AN EFFORT TO DEVELOP A DATA PROCESSING ACCELERATION TO DECREASE THE DOWN-LINK DATA BANDWIDTH OF FUTURE SPACE MISSIONS. IF MORE PROCESSING CAN BE ACCOMPLISHED IN SITU, A GIVEN MISSION CAN BE EXPECTED TO REQUIRE LESS DATA BANDWIDTH, A PROBLEM THAT IS BECOMING MORE CRITICAL WITH THE EVER INCREASING NUMBER OF ACTIVE MISSIONS. THE IP CORE WILL BE DEVELOPED TO BE INCORPORATED INTO OTHER DEVELOPMENT AT THE 32NM PROCESS. THE IP CORE WILL ALSO BE STRUCTURED IN SUCH A WAY AS TO BE INCORPORATED INTO MICRO-RDC S FUTURE RETICLE PROGRAMMABLE SYSTEM ON CHIP (RPSOC) PLATFORM. THE RPSOC IS AN ACTIVE FUTURE PLATFORM, UNDER DEVELOPMENT WITH FUNDING FROM NASA AND THE AIR FORCE, FOR DIGITAL AND MIXED SIGNAL DESIGNS TO LOWER THE COST OF DEVELOPMENT AT 32NM AND TO DECREASE LEAD-TIME FROM DESIGN INCEPTION TO PRODUCT DELIVERY. THE TENSOR CORE WILL BE FEATURED ON THIS PLATFORM AS A DATA ACCELERATION CORE. THE CORE WILL HAVE RHBD TECHNIQUES THROUGHOUT THE FEOL AND BEOL TO ENSURE THAT NO DATA WILL BE CORRUPTED WITHIN THE ARTIFICIAL NEURAL NETWORK CONFIGURATION OR THE DATA PATH.

Source: USAspending.gov

Find out who's winning similar federal contracts

Discover comparable awards, related contractors, and agency purchasing history.

Don't take our word for it. Ask AI about RFPCapture.

See what leading AI assistants have to say about RFPCapture and CaptureIQ.

Gemini opens without a prefilled question. Click Gemini to copy the research question when your browser allows, or use Copy question.