THE OBJECTIVE OF THE PHASE-I RESEARCH IS TO DESIGN A MULTI-GHZ HIGH BANDWIDTH DELTA SIGMA ANALOG-TO-DIGITAL…

Public award description

THE OBJECTIVE OF THE PHASE-I RESEARCH IS TO DESIGN A MULTI-GHZ HIGH BANDWIDTH DELTA SIGMA ANALOG-TO-DIGITAL AND DIGITAL-TO-ANALOG CONVERTER USING A DEEP SUB-MICRON CMOS PROCESS. SINCE THE DELTA SIGMA MODULATION ADC SAMPLES IN THE MULTI-GHZ RANGE, DIRECT SAMPLING AND CONVERSION TO DIGITAL OF POST LNA MICROWAVE SIGNALS IS POSSIBLE. BY TARGETING THE ADC ON A CMOS TECHNOLOGY NODE (90NM, 65NM OR 45NM), A COMPLETE ALL DIGITAL RADIO RECEIVER AND DEMODULATOR CAN BE IMPLEMENTED ON THE SAME SYSTEM ON A CHIP THAT PERFORMS HOST INTERFACE AND HIGHER NETWORK LEVEL PROTOCOLS. USING DELTA SIGMA MODULATION AT GHZ SAMPLING RATES ELIMINATES THE ANTI-ALIASING FILTER REQUIREMENT. THE ALL DIGITAL RECEIVER ELIMINATES I/Q IMBALANCE DUE TO THE RECEIVER AND DC OFFSET INTRODUCED BY ZERO-IF ARCHITECTURES. IN ORDER TO SUPPORT MULTI GHZ SAMPLING RATES IN CMOS, ADVANCED TIME INTERLEAVING, PARALLEL DELTA SIGMA MODULATORS AND SHARED INTEGRATOR ARCHITECTURES ARE CONSIDERED. USING MICRO-RDC RHBD CELLS AND DESIGN EXPERIENCE THE DIGITAL FILTERING AND DECIMATION OF THE HIGH FREQUENCY BIT STREAM ARE HARDENED. THE BASEBAND FILTERING IS IMPLEMENTED WITH TEMPORAL LATCH TECHNOLOGY FOR SEU IMMUNITY. IN THIS RESEARCH VARIOUS HARDENING TECHNIQUES WILL BE USED TO HARDEN THE ANALOG SUB-COMPONENTS IN THE DELTA SIGMA MODULATOR INCLUDING INVESTIGATING PIPELINING AND PARALLEL PROCESSING ARCHITECTURES FOR FILTERING AND DECIMATION WHICH ALSO ADDRESS LOW POWER REQUIREMENTS.