RIDGETOP WILL DEVELOP A SUPERIOR METHOD FOR TESTING AND QUALIFYING COLUMNAR TYPE OF GRID ARRAYS SUCH AS FIE…

Public award description

RIDGETOP WILL DEVELOP A SUPERIOR METHOD FOR TESTING AND QUALIFYING COLUMNAR TYPE OF GRID ARRAYS SUCH AS FIELD PROGRAMMABLE GATE ARRAYS (FPGAS) PACKAGED IN COLUMN GRID ARRAY (CGA) AND CERAMIC COLUMN GRID ARRAY (CCGA) PACKAGES USING ANY TYPE OF MANUFACTURING PROCESS. THE PROPOSED INNOVATION IS AN ELECTRICAL TEST METHOD THAT UTILIZES UNASSIGNED CGA OR CCGA PACKAGE PINS AS DEDICATED MONITORING PINS, WITH A DEDICATED SOLDER JOINT BUILT-IN-SELF TEST (SJ BIST) PROGRAM IN THE FPGA. SJ BIST OPERATES IN REAL-TIME TO DETECT FAULTS, WITH ZERO FALSE ALARMS, IN THOSE CONNECTIONS. SUPPORTING SOFTWARE PROVIDES A VISUAL STATUS OF THE STATE-OF-HEALTH OF EACH PAIR OF MONITORED PINS. AT THE END OF THE PHASE 1, THERE WILL BE A PROTOTYPE HALT DEFINITION, A MODIFIED SJ BIST FIRMWARE DESIGNED SPECIFICALLY FOR USE IN HALTS (AS OPPOSED TO BEING SUBJECTED TO HALT FOR EVALUATION), A DESIGNED BOARD WITH FPGAS PROGRAMMED WITH THE MODIFIED SJ BIST FIRMWARE, A PROTOTYPE SOFTWARE PROGRAM TO SUPPORT SJ BIST HALTS, AT LEAST TWO ELECTRONIC BOARDS FABRICATED AND POPULATED FOR USE IN DEVELOPING AND TESTING THE SOFTWARE PROGRAM. AT THE END OF THE PHASE 2, THE USEFULNESS AND ACCURACY OF SJ BIST HALT WILL HAVE BEEN PROVEN BY THE RUNNING OF THE DEFINED HALT REGIMES. AND BY WORKING WITH INDUSTRY REPRESENTATIVES, SJ BIST HALT WILL BE READY FOR COMMERCIALIZATION BY GOVERNMENT AGENCIES, BY SUPPLIERS OF ELECTRONIC BOARDS TO GOVERNMENT AGENCIES, BY COMMERCIAL FIRMS.