SBIR/STTR Research Award

SBIR Phase I: Ultra Power-Efficient Analog and Bio-inspired Integrated Circuits for Wearable Computing

Award identifier f2393b9ad12df6a3e6dbc89d6b82834ef9e21e37e89393da117f95aa6d8df10bAwarding agency National Science Foundation

Award amount

$224,421

Program and phase

SBIR · Phase I

Award year

2017

Explore This Research Award in CaptureIQ

Research the technology, evaluate the recipient and agency, identify related opportunities, and explore potential follow-on work with CaptureIQ.

Award details

Awarding agency
National Science Foundation
Branch
Not reported
Recipient company
Mavric Semiconductor Inc
Proposal award date
2016-12-15
Contract end date
2017-11-30
UEI
Not reported
Solicitation number
Not reported
Topic code
I

Research abstract

The broader impact/commercial potential of this Small Business Innovation Research (SBIR) Phase I project is to solve critical power budget issues in next generation wearable computing applications. Candidate applications require ultra-low power, require massive context-awareness computation, and need to perform in the noisy real world. A large gap exists between consumer expectation and what can be realized using conventional circuit techniques. Reconfigurable and biologically inspired classifiers use proprietary mixed signal approaches that uniquely close wearable computing's power/performance gap. Our Phase I deliverables focus on completing a minimum viable product (MVP) that will use gesture recognition to wake up/control behavior of a wearable device with a power budget in the low micro-watt range. The demonstration would use programmable neural classifier engines acting on sensor stimulus to perform gesture recognition. This important step will allow the further development of the technology portfolio for a broader range of applications. The proposed project's central innovation lies in the mixed-signal approach to embedded computing to shatter the energy efficiency barrier of traditional digital systems. The Field Programmable Analog Array (FPAA) approach incorporates neuromorphic circuits which approach 5GMAC/uW processing efficiency for high-level classification tasks. The Long-term vision is to address a broad range of end applications through a family of mixed signal integrated circuits based on a novel and programmable architecture that operates at 2 orders of magnitude less power than a comparable digital implementation; to deliver solutions that are the world's most energy efficient implementation. When classification tasks which formerly required at least 10mW to perform can be accomplished within 100uW, a vast range of applications become possible. The impact will be most profoundly felt in the design of next generation portable devices- in particular complex event tracking functions in wireless sensor motes (enabling the Internet-of-Things (IoT)), next generation devices for wearable computing.

Technology keywords

Not reported

Agency intelligence

National Science Foundation

Back to SBIR/STTR Research Awards

Don't take our word for it. Ask AI about RFPCapture.

See what leading AI assistants have to say about RFPCapture and CaptureIQ.

Gemini opens without a prefilled question. The question is copied to your clipboard when the button works. You can also copy it here:

What is RFPCapture.com and its CaptureIQ platform from Smart Logic AI? How does it help federal contractors discover opportunities, evaluate bid/no-bid decisions, research government contracts, and prepare proposals? How does it compare with other federal capture platforms? Use independent sources where available.