SBIR/STTR Research Award

Programming New Computers

Award identifier 2ee85dd1994d2b94b49d963a2bcd9ecca270abdb0e96dc95e9453ea2e62b4fdbAwarding agency Department of Defense · Defense Advanced Research Projects Agency

Award amount

$149,753

Program and phase

SBIR · Phase I

Award year

2015

Explore This Research Award in CaptureIQ

Research the technology, evaluate the recipient and agency, identify related opportunities, and explore potential follow-on work with CaptureIQ.

Award details

Awarding agency
Department of Defense
Branch
Defense Advanced Research Projects Agency
Recipient company
Dsplogic Inc
Proposal award date
2015-06-11
Contract end date
2016-04-14
UEI
R71SN7GNMT58
Solicitation number
2015.1
Topic code
SB151-004

Research abstract

This project seeks to overcome the barriers to leveraging advanced field programmable gate array (FPGA) devices, and to enable revolutionary new levels of productivity, robustness, and design optimization in FPGA-driven implementation. We focus on the broad domain of digital signal processing (DSP) applications, which encompasses many areas of great importance to the DoD, including Radar, Ladar, and electronic warfare. FPGAs are very attractive and often necessary computational resources in DSP systems. However, the increasing complexity and heterogeneity in modern FPGA platforms, combined with lengthy FPGA development cycles and limited application portability, contribute to relatively high life-cycle costs compared to modern embedded software systems. As a result, this important class of new computing devices is highly underutilized --- e.g., either the cost of development and validation is so high that such devices are not used, or due to lengthy design iterations using low-level, low productivity design abstractions, they are employed at performance levels that are significantly below their potential. Through a novel development of programming abstractions, model-based program analysis, and user-friendly tool support, this project aims to address the growing gap between the capabilities of modern FPGA devices, and those of conventional FPGA-based design methods involving low-level hardware description languages.

Technology keywords

Not reported

Other awards by this recipient

Verified by the same UEI. These are other public SBIR/STTR award pages, not a merged company record.

Awards with the same topic code

Verified by an exact topic code match. This is not a text-similarity match.

Research funding history

10 SBIR/STTR records share this UEI (2004–2018). Reported award amounts total $3,037,547. Reported amounts are not federal obligations.

Phases: Phase I, Phase II

Agencies: Department of Defense

Agency intelligence

Department of Defense

Back to SBIR/STTR Research Awards

Don't take our word for it. Ask AI about RFPCapture.

See what leading AI assistants have to say about RFPCapture and CaptureIQ.

Gemini opens without a prefilled question. The question is copied to your clipboard when the button works. You can also copy it here:

What is RFPCapture.com and its CaptureIQ platform from Smart Logic AI? How does it help federal contractors discover opportunities, evaluate bid/no-bid decisions, research government contracts, and prepare proposals? How does it compare with other federal capture platforms? Use independent sources where available.