SBIR/STTR Research Award

SBIR Phase I: High-Performance Analog-to-Digital Conversion for Broadband Applications

Award identifier d057cca79c22f97a15a6758ab11a642a311763df18d3b77abdb09004c9f0d514Awarding agency National Science Foundation

Award amount

$149,997

Program and phase

SBIR · Phase I

Award year

2014

Explore This Research Award in CaptureIQ

Research the technology, evaluate the recipient and agency, identify related opportunities, and explore potential follow-on work with CaptureIQ.

Award details

Awarding agency
National Science Foundation
Branch
Not reported
Recipient company
Seamless Semiconductors Inc.
Proposal award date
2014-07-01
Contract end date
2014-12-31
UEI
Not reported
Solicitation number
Not reported
Topic code
S

Research abstract

The broader impacts/commercial potential of this Small Business Innovation Research (SBIR) Phase I project will be to enable high-performance analog-to-digital converters (ADCs) that are most ideally suited for consumer products like multi-standard digital TVs ($0.7 billion market by 2015) or professional instrumentation like the mid-range oscilloscopes ($1.8 billion market by 2019). The developed technology and design expertise can further be used in a wide variety of other ADC markets including base stations, hard-disk drives and mobile & WiFi chipsets. The proposed broadband analog-to-digital-conversion technology provides technological advances in electronics that impact the society at large including consumer electronics and high-end instrumentation needed for scientific progress. This Small Business Innovation Research Phase I project aims to develop high performance analog-to-digital converters (ADCs) for wideband digitization. Fundamental advantages of digital computation techniques in integrated circuits have made possible complex systems-on-chip (SoCs). These SoCs drastically reduce the size and power consumed in modern electronics. The need to interface powerful digital cores to the real, analog world places critical performance requirements on the analog-pre-processing required in the interfaces, specifically on ADCs. As digital-oriented CMOS scaling continues towards lower supply voltages and denser and faster switching devices, traditional analog design techniques lack the desired performance by several technology generations. This has made implementing high-performance and power-efficient ADCs very challenging. This project proposes ADC architectures that leverage a unique design paradigm for analog/mixed-signal circuits and ADCs in nanoscale digital CMOS technologies. The proposed ADCs uniquely exploit the operation of transistors to overcome challenges associated with the design of traditional voltage-mode analog circuits. The proposed technological innovations are expected to bring together high performance and low power and with the cost-advantage offered by CMOS technologies.

Technology keywords

Not reported

Agency intelligence

National Science Foundation

Back to SBIR/STTR Research Awards

Don't take our word for it. Ask AI about RFPCapture.

See what leading AI assistants have to say about RFPCapture and CaptureIQ.

Gemini opens without a prefilled question. The question is copied to your clipboard when the button works. You can also copy it here:

What is RFPCapture.com and its CaptureIQ platform from Smart Logic AI? How does it help federal contractors discover opportunities, evaluate bid/no-bid decisions, research government contracts, and prepare proposals? How does it compare with other federal capture platforms? Use independent sources where available.