SBIR/STTR Research Award

Novel Supercomputing Approaches for High Performance Linear Algebra Using FPGAs

Award identifier 8e2199df6e210b41c5e24a96d89f67e4cb3ca51033848da464dd1617b530e042Awarding agency National Aeronautics and Space Administration

Award amount

$100,000

Program and phase

SBIR · Phase I

Award year

2007

Explore This Research Award in CaptureIQ

Research the technology, evaluate the recipient and agency, identify related opportunities, and explore potential follow-on work with CaptureIQ.

Award details

Awarding agency
National Aeronautics and Space Administration
Branch
Not reported
Recipient company
Accelogic, LLC
Proposal award date
2007-01-19
Contract end date
2007-07-23
UEI
LJGLU5UUYEC8
Solicitation number
Not reported
Topic code
S8.02

Research abstract

We propose to develop novel FPGA-based algorithmic technology that will enable unprecedented computational power for the solution of large sparse linear equation systems. In Phase I, we will develop a prototype of a non-von-Neumann linear equation solver equipped with our technology, and demonstrate an intermediate milestone for its operational speedup and performance gains using at least two of the CFD problems in the NAS benchmark. Phase I will also deliver a clear technology roadmap in terms of algorithmic and architectural innovations needed to bring the project to success by the end of Phase II. Four mission-critical areas to the success of an FPGA-based non-von-Neuman system within a von-Neumann-based supercomputing environment are identified, namely (1) portability; (2) ease of use; (3) algorithmic speed balance between von-Neumann and non-von-Neumann components; and (4) communication speed. Innovative architectural and algorithmic methods aimed at boosting system effectiveness through each one of the four areas are proposed. In particular, we propose the use of "portability wrappers" to enable wide portability at both hardware and software levels, software drivers in the form of an API for ease of use from a C and/or Fortran environment, innovative reconfigurable computing algorithms and bit structure optimizations suited to the LU factorization problem for speed, and a novel algorithmic technique within the reconfigurable computing paradigm that effectively eliminates the communication bottleneck, typical of multi-system distributed algorithms, for the LU factorization problem. The performance attainable with a single FPGA will be comparable to that of a 1,000-node commodity cluster, while exhibiting reductions of one to two orders of magnitude in both cost and power consumption.

Technology keywords

Not reported

Other awards by this recipient

Verified by the same UEI. These are other public SBIR/STTR award pages, not a merged company record.

Awards with the same topic code

Verified by an exact topic code match. This is not a text-similarity match.

Research funding history

25 SBIR/STTR records share this UEI (2005–2019). Reported award amounts total $10,682,952. Reported amounts are not federal obligations.

Phases: Phase I, Phase II

Agencies: Department of Energy, Department of Defense, National Aeronautics and Space Administration

Agency intelligence

National Aeronautics and Space Administration

Back to SBIR/STTR Research Awards

Don't take our word for it. Ask AI about RFPCapture.

See what leading AI assistants have to say about RFPCapture and CaptureIQ.

Gemini opens without a prefilled question. The question is copied to your clipboard when the button works. You can also copy it here:

What is RFPCapture.com and its CaptureIQ platform from Smart Logic AI? How does it help federal contractors discover opportunities, evaluate bid/no-bid decisions, research government contracts, and prepare proposals? How does it compare with other federal capture platforms? Use independent sources where available.