SBIR/STTR Research Award

SiC Power MOSFET with Improved Gate Dielectric

Award identifier 8ce7192412f8a295db981aaa7ab842d44e0b41321074d614143da6403d2fad13Awarding agency Department of Energy

Award amount

$750,000

Program and phase

STTR · Phase II

Award year

2007

Explore This Research Award in CaptureIQ

Research the technology, evaluate the recipient and agency, identify related opportunities, and explore potential follow-on work with CaptureIQ.

Award details

Awarding agency
Department of Energy
Branch
Not reported
Recipient company
STRUCTURED MATERIALS INDUSTRIES, INC.
Proposal award date
Not reported
Contract end date
Not reported
UEI
WMLSF59AE7E1
Solicitation number
DE-FG01-05ER05-28
Topic code
47

Research abstract

High power, SiC, metal-oxide semiconductor field effect transmitters (MOSFETs) are needed for a variety of applications, including nuclear physics research. However, SiC MOSFET device technology has been hampered by several device limitations, such as a low electron mobility, an unstable threshold voltage, poor gate oxide reliability, and the lack of a reliable gate dielectric. This project will develop a high performance, next generation SiC MOSFET based on the Atomic Layer Deposition (ALD) of high-dielectric constant (high-k) gate dielectrics. The use of ALD-deposited high-k gate oxides will reduce the thermal budget by eliminating the need for a high temperature thermal oxide growth step, resulting in a cheaper device. The high-k gate dielectrics will reduce the leakage current through the gate oxide, resulting in improved device performance. Finally, the ALD process will lead to a higher quality SiC/high-k interface, resulting in improved gate oxide reliability, improved electron mobilities, and a more stable threshold voltage. Phase I will first employ ALD to deposit thin aluminum oxide, aluminum silicate, hafnium oxide, and hafnium silicate on prototype SiC MOSFETs. The fabricated MOSFETs will be characterized for leakage current, threshold voltage, dielectric reliability, and electron mobility, in order to demonstrate improved MOSFET performance in comparison to a standard silicon dioxide gate dielectric. The results of Phase I will determine which gate dielectric is the most promising for further development in Phase II. Commercial Applications and Other Benefits as described by the Applicant: The improved SiC MOSFETs should be applicable to logging, drilling, industrial processes, aerospace systems, lighting, consumer electronics, industrial electronics, and the automotive industry. SiC devices also should find use in industrial motors and power supplies requiring high voltage. In addition to performance benefits, SiC offers significant cost saving opportunities by eliminating the need for expensive cooling systems.

Technology keywords

Not reported

Other awards by this recipient

Verified by the same UEI. These are other public SBIR/STTR award pages, not a merged company record.

Research funding history

177 SBIR/STTR records share this UEI (1992–2024). Reported award amounts total $45,517,958. Reported amounts are not federal obligations.

Phases: Phase I, Phase II

Agencies: Department of Defense, Department of Energy, National Aeronautics and Space Administration, National Science Foundation, Department of Commerce, Department of Homeland Security

Agency intelligence

Department of Energy

Back to SBIR/STTR Research Awards

Don't take our word for it. Ask AI about RFPCapture.

See what leading AI assistants have to say about RFPCapture and CaptureIQ.

Gemini opens without a prefilled question. The question is copied to your clipboard when the button works. You can also copy it here:

What is RFPCapture.com and its CaptureIQ platform from Smart Logic AI? How does it help federal contractors discover opportunities, evaluate bid/no-bid decisions, research government contracts, and prepare proposals? How does it compare with other federal capture platforms? Use independent sources where available.