SBIR/STTR Research Award

Single Channel Sonobuoy Modular Acoustic Processor (MAP)

Award identifier 136cad83915a87ca4897fce21b146a720af2c1df948c9d6ead9b1def76dce44dAwarding agency Department of Defense · Navy

Award amount

$50,000

Program and phase

SBIR · Phase I

Award year

1991

Explore This Research Award in CaptureIQ

Research the technology, evaluate the recipient and agency, identify related opportunities, and explore potential follow-on work with CaptureIQ.

Award details

Awarding agency
Department of Defense
Branch
Navy
Recipient company
DIGITAL SYSTEM RESOURCES, INC.
Proposal award date
Not reported
Contract end date
Not reported
UEI
LDUJLC79HNK5
Solicitation number
Not reported
Topic code
Not reported

Research abstract

The proposed Phase I effort will define a single channel sonobuoy processor that is capable of processing any of the current and planned sonobuoys. In addition to the pure processing function, the processor will be capable of storing a signifi- cant amount of display data and of being reconfigured, to process data from dif- ferent sensors, in a short amount of tLme. The processing system must also be capable of performing auxiliary functions, such as synchronizing with sonobuoy downlink coimnands, and performing I/0 to display, post processing, and control functions. Synchronization between sensors, for cross correlation, for instance, will also be provided. In essence, these analyses will result in the determination of a system architecture, allocating functions between the single channel Modular Acoustic Processor (MAP) and the common support functions and defining inter- function interfaces. As a precursor to definition of the processor, the initial Phase I effort will be to determine what functions the processor must implement, and what functional and physical performance is needed to meet the operational requirements. This will result in a specific recommendation for the internal structure of the processor, including interfaces, processing resources, and storage. Also included in the processor design will be the run time software structure, and the assign- ment of functions among the various levels of software that will execute on the processor.

Technology keywords

Not reported

Other awards by this recipient

Verified by the same UEI. These are other public SBIR/STTR award pages, not a merged company record.

Research funding history

88 SBIR/STTR records share this UEI (1988–2003). Reported award amounts total $30,370,987. Reported amounts are not federal obligations.

Phases: Phase I, Phase II

Agencies: Department of Defense

Agency intelligence

Department of Defense

Back to SBIR/STTR Research Awards

Don't take our word for it. Ask AI about RFPCapture.

See what leading AI assistants have to say about RFPCapture and CaptureIQ.

Gemini opens without a prefilled question. The question is copied to your clipboard when the button works. You can also copy it here:

What is RFPCapture.com and its CaptureIQ platform from Smart Logic AI? How does it help federal contractors discover opportunities, evaluate bid/no-bid decisions, research government contracts, and prepare proposals? How does it compare with other federal capture platforms? Use independent sources where available.