SBIR/STTR Research Award

Topic 61: Wafer-Scale Geiger-mode Silicon Photomultiplier Arrays Fabricated Using Domestic CMOS Fab

Award identifier c594d57a9b004ee1d58d67e79490ea21e18cfcc9c486b5836a4c00cec6c9968aAwarding agency Department of Energy

Award amount

$993,419

Program and phase

SBIR · Phase II

Award year

2012

Explore This Research Award in CaptureIQ

Research the technology, evaluate the recipient and agency, identify related opportunities, and explore potential follow-on work with CaptureIQ.

Award details

Awarding agency
Department of Energy
Branch
Not reported
Recipient company
VOXTEL, INC.
Proposal award date
2012-08-08
Contract end date
2014-08-07
UEI
N2KECNUUMBF4
Solicitation number
DE-FOA-0000676
Topic code
61 a

Research abstract

There is a need for developing a high-performance Geiger-mode avalanche photodiode (Gm-APD) array design, which can be fabricated using a domestic, high-volume commercial CMOS process on 200mm or greater wafers. Most of todays silicon photomultipliers (SiPMs) and single photon avalanche photodiodes (SPADs) are fabricated using dedicated fabs with custom processes. These designs also have variable breakdown voltage, high dark count rates, high after-pulsing, high cross talk, and limited detector quantum efficiency. Unfortunately, large scale commercial CMOS processes are antithetical to fabricating high-performance imaging devices, especially Gm-APDs, which require substrates and doping profiles compatible with the high electric fields necessary to sustain carrier avalanche. Low cost methods are needed to fabricate wafer-scale SiPMs and SPADs using high volume, domestic CMOS fabs. Silicon Gm-APD arrays will be designed for fabrication on a commercial CMOS fab. Building upon previous experience, devices will be modeled in 3D CAD tools, and a series of designed experiments will be performed to determine a design that can maintain high performance over large areas. Provisions for 3D stacking will be included. A high density, deeply-depleted, Gm-APD (SPAD and SiPM) architectures and were designed, optimized and an experimental lot with designed experiments was taped out for fabrication at domestic CMOS.fab. Si Gm-APD device architecture will be optimized for fabrication using a domestic commercial, large volume, 200mm CMOS process. The devices will be reliability tested, and sample device wafers will be supplied to DOE for integration with application-specific read out integrated circuits (ROICs) Commercial Applications and Other Benefits: The innovation will enable detectors for a wide range of applications including high-energy and nuclear physics, homeland security detection, medical imaging and scanning, time-of-flight measurement, SPECT, astronomy, and astrophysics.

Technology keywords

Not reported

Other awards by this recipient

Verified by the same UEI. These are other public SBIR/STTR award pages, not a merged company record.

Awards with the same topic code

Verified by an exact topic code match. This is not a text-similarity match.

Research funding history

235 SBIR/STTR records share this UEI (2000–2021). Reported award amounts total $86,180,717. Reported amounts are not federal obligations.

Phases: Phase I, Phase II

Agencies: Department of Defense, Department of Energy, National Aeronautics and Space Administration, Department of Commerce, Department of Homeland Security, Environmental Protection Agency

Agency intelligence

Department of Energy

Back to SBIR/STTR Research Awards

Don't take our word for it. Ask AI about RFPCapture.

See what leading AI assistants have to say about RFPCapture and CaptureIQ.

Gemini opens without a prefilled question. The question is copied to your clipboard when the button works. You can also copy it here:

What is RFPCapture.com and its CaptureIQ platform from Smart Logic AI? How does it help federal contractors discover opportunities, evaluate bid/no-bid decisions, research government contracts, and prepare proposals? How does it compare with other federal capture platforms? Use independent sources where available.