SBIR/STTR Research Award

Radiation-Hardened Wide-Temperature Mixed-Signal Library in a 22nm FDSOI CMOS Process

Award identifier a00a9319e1b1d5eea18f64f8622dc1811580996c9304b1cb422d57342b3d516cAwarding agency National Aeronautics and Space Administration

Award amount

$899,957

Program and phase

SBIR · Phase II

Award year

2024

Explore This Research Award in CaptureIQ

Research the technology, evaluate the recipient and agency, identify related opportunities, and explore potential follow-on work with CaptureIQ.

Award details

Awarding agency
National Aeronautics and Space Administration
Branch
Not reported
Recipient company
Alphacore, Inc.
Proposal award date
2024-07-27
Contract end date
2026-07-26
UEI
CXMPDDLFBCH3
Solicitation number
SBIR_23_P2
Topic code
S13

Research abstract

Alphacore proposes to design and characterize a radiation-hardened analog library that includes total ionizing dose (TID) of 300krad(Si), immunity to single event latchup and functional interrupt (SEL and SEFI), and low single event upset (SEU) nbsp;rate.nbsp; Alphacorersquo;s proposed analog library includes three key components to any mixed-signal SoC, or ASIC: a phase locked loop (PLL), an analog-to-digital converter (ADC) and a digital-to-analog converter (DAC). The 3-item analog library is not the only deliverable in this program, Alphacore will also develop a set of design guidelines for the 22FDX process space mission IC designers can use to achieve both radiation-hard and highly reliable low-temperature capable systems. The guidelines will include biasing (VDD, back bias) and layout rules which mitigate deleterious effects, such as hot carrier degradation and TID. These models can be used in most common design flows. Radiation testing of the DAC is also underway to establish that these designs clearly meet the hardness requirements of the target missions. During Phase II, Alphacore will not only support CMOS IP development for the most harsh NASA mission environments, but also cover critical immediate needs in other areas such as the High-Performance Spaceflight Computing (HPSC) Chiplet, a radiation-hardened multi-core processor. NASA also will be developing single board computer based on this chiplet. These components are supposed to bring NASA (and DoD) two orders of magnitude improvement in their space computing capabilities. nbsp;

Technology keywords

Not reported

Other awards by this recipient

Verified by the same UEI. These are other public SBIR/STTR award pages, not a merged company record.

Awards with the same topic code

Verified by an exact topic code match. This is not a text-similarity match.

Research funding history

155 SBIR/STTR records share this UEI (2013–2026). Reported award amounts total $63,784,604. Reported amounts are not federal obligations.

Phases: Phase I, Phase II, Phase II – Direct to Phase II

Agencies: Department of Defense, National Aeronautics and Space Administration, Department of Energy, Department of Commerce

Agency intelligence

National Aeronautics and Space Administration

Back to SBIR/STTR Research Awards

Don't take our word for it. Ask AI about RFPCapture.

See what leading AI assistants have to say about RFPCapture and CaptureIQ.

Gemini opens without a prefilled question. The question is copied to your clipboard when the button works. You can also copy it here:

What is RFPCapture.com and its CaptureIQ platform from Smart Logic AI? How does it help federal contractors discover opportunities, evaluate bid/no-bid decisions, research government contracts, and prepare proposals? How does it compare with other federal capture platforms? Use independent sources where available.