Explore This Research Award in CaptureIQ
Research the technology, evaluate the recipient and agency, identify related opportunities, and explore potential follow-on work with CaptureIQ.
Award details
- Awarding agency
- National Aeronautics and Space Administration
- Branch
- Not reported
- Recipient company
- PACIFIC MICROCHIP CORP.
- Proposal award date
- 2018-05-01
- Contract end date
- 2020-04-30
- UEI
- HRMGH9U56EQ1
- Solicitation number
- SBIR_17_P2
- Topic code
- S1
Research abstract
The proposed project aims to develop an application specific integrated circuit (ASIC) for the NASA’s microwave correlation radiometers required for space and airborne Earth sensing applications. The radiometer instrumentation installed on CubeSats and SmallSats is required to have small volume, low weight and consume low power. Currently used correlating radiometers rely on analog signal processing, thus are bulky, power hungry and cannot be reprogrammed. Analog filter parameters tend to be unstable over temperature, power supply voltage, may degrade over time, and need tuning.The proposed low-power, rad-hard ASIC will operate with microwave correlation radiometer front ends down-converting the RF to up to 10GHz IF quadrature signals. The ASIC will include digitizers, bandpass filters, cross-correlators, totalizers, serializers, an output data interface, and an I2C interface for the ASIC’s programming. Bandpass filters will split up the digitized quadrature IF input signals into bands (up to 16), will cross-correlate the signals within each band, and will ship out the resultant data in a convenient format. Instead of analog signal processing performing a strictly defined function, the ASIC will employ a digital signal processing which can be reprogrammed to adopt specific parameters of the filter block such as the number of bands, each filter’s corner frequency, bandwidth and filter’s order. A number of innovations will be introduced to the ASIC in order to combine programmability, low power consumption and radiation tolerance.The project’s Phase I will provide the proof of feasibility of implementing the proposed ASIC. Phase II will include finishing the design, chip fabrication, testing and delivering the ADC prototypes which will be ready for commercialization in Phase III.
Technology keywords
Not reported
Other awards by this recipient
Verified by the same UEI. These are other public SBIR/STTR award pages, not a merged company record.
Research funding history
49 SBIR/STTR records share this UEI (2010–2025). Reported award amounts total $21,447,669. Reported amounts are not federal obligations.
Phases: Phase I, Phase II
Agencies: National Aeronautics and Space Administration, Department of Energy, Department of Defense, National Science Foundation
Agency intelligence
National Aeronautics and Space Administration
Back to SBIR/STTR Research Awards