SBIR/STTR Research Award

A Low Power Rad-Hard ADC for the KID Readout Electronics

Award identifier 8937005e32e33bbd67381d746fe9541a0ea5f4d9b2935f8f12f685e4cf6ea6c2Awarding agency National Aeronautics and Space Administration

Award amount

$755,000

Program and phase

SBIR · Phase II

Award year

2018

Explore This Research Award in CaptureIQ

Research the technology, evaluate the recipient and agency, identify related opportunities, and explore potential follow-on work with CaptureIQ.

Award details

Awarding agency
National Aeronautics and Space Administration
Branch
Not reported
Recipient company
PACIFIC MICROCHIP CORP.
Proposal award date
2018-05-01
Contract end date
2020-04-30
UEI
HRMGH9U56EQ1
Solicitation number
SBIR_17_P2
Topic code
S1

Research abstract

The proposal aims to develop an analog-to-digital converter (ADC) required for the Kinetic Inductance Detector (KID) readout electronics. KIDs are developed for photometers and spectrometers for astrophysics focal planes, and earth or planetary remote sensing instruments. ADCs employed in space based KIDs are required to combine several features: radiation hardness, low power consumption, high resolution and high-sampling rate to facilitate increase in the number of the readout tones and to reduce the size of the electronics.The proposed SAR ADC aims to achieve a 12-bit resolution and the lowest to date reported figure of merit (FOM) at the 1GSps rate. A number of innovations will be introduced to the ADC in order to combine low power consumption (below 100mW) with the signal to noise and distortion ratio (SINAD) of at least 65dB. Tolerance to at least 100Krads of total ionizing dose (TID) radiation will be achieved through application of ultra-thin gate oxide CMOS technology. A novel calibration technique for the capacitor mismatch will be introduced to improve linearity and increase the sampling rate. The proposed calibration technique introduced to the sub-ranging architecture with application of the asynchronous SAR logic will facilitate reduction of switching power.Phase I work provided the proof of feasibility of implementing the proposed ADC. Phase II will result in the silicon proven ADC prototypes being ready for commercialization in Phase III.

Technology keywords

Not reported

Other awards by this recipient

Verified by the same UEI. These are other public SBIR/STTR award pages, not a merged company record.

Research funding history

49 SBIR/STTR records share this UEI (2010–2025). Reported award amounts total $21,447,669. Reported amounts are not federal obligations.

Phases: Phase I, Phase II

Agencies: National Aeronautics and Space Administration, Department of Energy, Department of Defense, National Science Foundation

Agency intelligence

National Aeronautics and Space Administration

Back to SBIR/STTR Research Awards

Don't take our word for it. Ask AI about RFPCapture.

See what leading AI assistants have to say about RFPCapture and CaptureIQ.

Gemini opens without a prefilled question. The question is copied to your clipboard when the button works. You can also copy it here:

What is RFPCapture.com and its CaptureIQ platform from Smart Logic AI? How does it help federal contractors discover opportunities, evaluate bid/no-bid decisions, research government contracts, and prepare proposals? How does it compare with other federal capture platforms? Use independent sources where available.