SBIR/STTR Research Award

Novel Read-Out Integrated Circuit with Individual Pixel Programmability for Astronomy Infrared Focal Plane Arrays

Award identifier 35172f28c3bcfff9aad0dddab45645cc45e8b5d1bdf74377b0b550cb339ee233Awarding agency National Aeronautics and Space Administration

Award amount

$124,999

Program and phase

SBIR · Phase I

Award year

2016

Explore This Research Award in CaptureIQ

Research the technology, evaluate the recipient and agency, identify related opportunities, and explore potential follow-on work with CaptureIQ.

Award details

Awarding agency
National Aeronautics and Space Administration
Branch
Not reported
Recipient company
SENSOR CREATIONS, INC.
Proposal award date
2016-06-10
Contract end date
2016-12-09
UEI
JDZJR9VSDST3
Solicitation number
Not reported
Topic code
S1.03

Research abstract

One of the key components in many NASA missions is a large-format focal plane Focal Plane Array (FPA) to capture images or 2 dimensional, hyperspectral information, especially in the Infra-Red (IR) domain. Apart from the detector, the performance of these FPAs is determined by the Read-Out Integrated Circuit (ROIC) that amplifies and multiplexes photo generated charge for signal processing by peripheral circuitry. In this project we propose to develop a new ROIC for low background applications, specifically designed to overcome present limitations of image persistence and inter-pixel capacitance (IPC). The main innovation in this project is an adaptive unit cell that can be individually and randomly programmed via on-chip logic to control bias state and reset duration of any pixel in the array while the integration of science data is on-going. In Phase I we will conduct a pixel trade study and performance evaluation for a Capacitive Trans-Impedance Amplifier (CTIA) and a source follower per detector (SFD) type pixel using analog circuit simulations. Then we will generate the optimum unit cell layout, define the overall architecture and create the top level schematic. By the end of Phase I we will have completed the blue prints for the design. The completion of the top level schematics, verified through simulation, is a critical milestone in the development. It substantially reduces the risk associated with creating new ROIC technology and will allow us to efficiently fabricate and test the device in Phase II. All results from Phase I will be documented in a preliminary Interface Control Document (ICD) so that the new ROIC can be considered for future missions. In Phase II we will produce the layout of the entire chip for fabrication using stitching lithography in a state of the art CMOS foundry and demonstrate its functionality on packaged prototypes. By the end of Phase II wafers of a known good ROIC design will be available for hybridization.

Technology keywords

Not reported

Other awards by this recipient

Verified by the same UEI. These are other public SBIR/STTR award pages, not a merged company record.

Awards with the same topic code

Verified by an exact topic code match. This is not a text-similarity match.

Research funding history

9 SBIR/STTR records share this UEI (2015–2022). Reported award amounts total $3,390,787. Reported amounts are not federal obligations.

Phases: Phase I, Phase II

Agencies: Department of Energy, Department of Defense, National Aeronautics and Space Administration

Agency intelligence

National Aeronautics and Space Administration

Back to SBIR/STTR Research Awards

Don't take our word for it. Ask AI about RFPCapture.

See what leading AI assistants have to say about RFPCapture and CaptureIQ.

Gemini opens without a prefilled question. The question is copied to your clipboard when the button works. You can also copy it here:

What is RFPCapture.com and its CaptureIQ platform from Smart Logic AI? How does it help federal contractors discover opportunities, evaluate bid/no-bid decisions, research government contracts, and prepare proposals? How does it compare with other federal capture platforms? Use independent sources where available.