Innovative Approaches to Low Power, Sub-Threshold Electronic Circuits

Recently, the DoD has become interested in technologies that can maximize processing energy efficiency and power savings, while maintaining reasonable performance. It particular, sub-threshold digital circuit operation is of the up-most interest for ultra-low power (ULP) military processing systems. In Phase I, a generic ULP field programmable gate array (FPGA) architecture capable of both sub-threshold and super-threshold operation will be developed. In sub-threshold mode, VDD is set less than VT, resulting in circuit which operates at a lower frequency with dramatic power savings. Super-threshold mode refers to the normal operating mode which provides higher performance during burst modes. As an innovative approach to meet the requirements of this solicitation, we are planning to design, simulate, fabricate, and characterize a general ULP FPGA device by the end of Phase II. This device will have the ability to dynamically switch between sub-threshold and super-threshold modes of operation depending the required device functionality, performance, and power. This technology will provide “added value” for various military and commercial applications.