SBIR/STTR Research Award

Broadband Solid-State Power Amplifier Predistortion Linearization Scheme

Award identifier 5992289d2ea2c2a7799f5c028972ff2e862ade3451a854189606821bacbf76b1Awarding agency Department of Defense · Navy

Award amount

$79,967

Program and phase

SBIR · Phase I

Award year

2006

Explore This Research Award in CaptureIQ

Research the technology, evaluate the recipient and agency, identify related opportunities, and explore potential follow-on work with CaptureIQ.

Award details

Awarding agency
Department of Defense
Branch
Navy
Recipient company
INFORMATION SYSTEMS LABORATORIES INC
Proposal award date
2006-11-23
Contract end date
2007-05-23
UEI
FAK5JKUKRXJ1
Solicitation number
2006.2
Topic code
N06-116

Research abstract

Recent advancements on linearizing power amplifiers using the LINC (Linearization on Non-linear Components) architecture have attracted attentions on researchers and engineers. This is primarily caused by two reasons. (1) Maturity and availability of high density and high speed digital electronics signal processing hardware (e.g. DSP or FPGA) make complex signal decomposition computation feasible for real time operation. (2) LINC architecture offers a true uncompromising solution for both linearity and efficiency on power amplifier realization. To resolve the channel imbalance and output combiner distortions issues encountered by the LINC architecture power amplifier, an efficient adaptive digital predistortion technique is proposed. The technique continuously monitors the channel signal conditions and the amplifier output signal quality in order to properly adjust the predistortion gain and phase in the channel signals. The resulting adaptive digital predistortion LINC power amplifier provides superior linearity and efficiency with practical commercial off-the-shelf components. Simulations and analysis will be performed to quantify the performance improvements resulting from the adaptive digital predistortion technique. The proposed technique is amenable to real time implementation on the DSP (digital signal processor) and FPGA (Field programmable gate array) digital hardware.

Technology keywords

Not reported

Other awards by this recipient

Verified by the same UEI. These are other public SBIR/STTR award pages, not a merged company record.

Awards with the same topic code

Verified by an exact topic code match. This is not a text-similarity match.

Research funding history

155 SBIR/STTR records share this UEI (1986–2025). Reported award amounts total $67,503,247. Reported amounts are not federal obligations.

Phases: Phase I, Phase II, Phase II – Direct to Phase II

Agencies: Department of Defense, National Science Foundation, Department of Homeland Security, National Aeronautics and Space Administration, Department of Energy, Department of Education

Agency intelligence

Department of Defense

Back to SBIR/STTR Research Awards

Don't take our word for it. Ask AI about RFPCapture.

See what leading AI assistants have to say about RFPCapture and CaptureIQ.

Gemini opens without a prefilled question. The question is copied to your clipboard when the button works. You can also copy it here:

What is RFPCapture.com and its CaptureIQ platform from Smart Logic AI? How does it help federal contractors discover opportunities, evaluate bid/no-bid decisions, research government contracts, and prepare proposals? How does it compare with other federal capture platforms? Use independent sources where available.