Explore This Research Award in CaptureIQ
Research the technology, evaluate the recipient and agency, identify related opportunities, and explore potential follow-on work with CaptureIQ.
Award details
- Awarding agency
- Department of Defense
- Branch
- Navy
- Recipient company
- INTELLISENSE SYSTEMS INC
- Proposal award date
- 2024-11-06
- Contract end date
- 2026-11-12
- UEI
- C4Y5CNN55L37
- Solicitation number
- 23.1
- Topic code
- N231-008
Research abstract
The Navy is seeking development of an open-protocol software and hardware solution to support the use of Internet Protocol (IP) devices (e.g., an Ethernet-enabled sensor with an Ethernet-enabled mission computer system) over a STANAG 7221 link without interfering with a MIL STD 1553 connection being used concurrently. To address this Navy need, Intellisense Systems, Inc. (Intellisense) demonstrated the feasibility of the new Broadband Real-Time IP-Based Architecture for Vehicle Electronics (BRAVE) plug-and-play module based on the unique adaptation of existing system-on-a-chip commercial physical layer and VITA standards. All BRAVE circuit developments were supported by Systems Modeling Language (SysML) digital modeling. Specifically, the innovative adaptation of existing VITA and Modular Open Systems Approach standards and the use of SysML modeling tools achieves a plug-and-play solution that does not require user configuration once installed. In Phase I, Intellisense developed and demonstrated the feasibility of a real-time broadband data bus capable of supporting a legacy MIL STD 1553 connection and simultaneously supporting a higher bandwidth. Intellisense also demonstrated transmission of data at a higher data rate with higher-bandwidth traffic on a common data bus. Methods for bridging data and providing link status were investigated, and prototype development plans for Phase II were developed. All Phase I Base objectives were met through the completion of all Base tasks. Intellisense also explored the commercialization and technology transition plan and generated a pathway where we envision the BRAVE system can be applied. In Phase II, we will further enhance the design and develop a prototype hardware solution with integrated software. Intellisense will develop a technology readiness level 6/7 prototype and test its data rates; size, weight, and power; cybersecurity; and network management. Intellisense will also demonstrate BRAVE’s ability to drop in and provide IP connectivity with higher bandwidth over a MIL STD 1553 bus with no manual configuration required.
Technology keywords
Not reported
Other awards by this recipient
Verified by the same UEI. These are other public SBIR/STTR award pages, not a merged company record.
Awards with the same topic code
Verified by an exact topic code match. This is not a text-similarity match.
Research funding history
337 SBIR/STTR records share this UEI (2014–2026). Reported award amounts total $162,560,474. Reported amounts are not federal obligations.
Phases: Phase I, Phase II, Phase II – Direct to Phase II
Agencies: Department of Defense, National Aeronautics and Space Administration, Department of Homeland Security, Department of Energy, Department of Commerce, Department of Agriculture
Agency intelligence
Department of Defense
Back to SBIR/STTR Research Awards