Field Programmable Gate Array (FPGA) Physical Unclonable Functions

LIT accomplished all Phase I goals and technical objectives. In Phase I LIT produced an effective Random Number Generator (RNG) and tested two PUF designs. The PUF designs showed greatly improved Entropy and Stability over other technologies. LITs Entropy Goal for Phase II is 100% (already proven by analysis) and the Stability goal is one bit error per million bits. In Phase II LIT will mature this PUF technology by producing 3 programmable logic IP Blocks: Asymmetric PUF (APUF), Memory Authentication Parameter Sensor (LITs memory incorporating PUF), and a Random Number Generator. LIT partner Lockheed Martin Mission Systems and Signals will test the IP Blocks (Cores) in tactical hardware to achieve TRL 8. LIT will produce interface software to use with the PUF cores allowing a customer to access, test, evaluate, and characterize the PUF performance in their application. LIT is producing a PUF test suite to accumulate and process test results in order to quantify Variation, Entropy, and Stability metrics. At the end of Phase II LIT will provide two licenses for each PUF core and provide 2 day training on the use of the IP Blocks and related tools.