SBIR/STTR Research Award

Low Power Ultra-Fast Analog-to-Digital Converter with Integrated DSP

Award identifier b3d0751d39d839c5456434e5c773ce19f17f5b12c87241091e72c5bee6021e53Awarding agency Department of Defense · Air Force

Award amount

$100,000

Program and phase

SBIR · Phase I

Award year

2005

Explore This Research Award in CaptureIQ

Research the technology, evaluate the recipient and agency, identify related opportunities, and explore potential follow-on work with CaptureIQ.

Award details

Awarding agency
Department of Defense
Branch
Air Force
Recipient company
Katsman, Vladimir
Proposal award date
2005-04-15
Contract end date
2006-04-15
UEI
WWU3HNAKK629
Solicitation number
2005.1
Topic code
AF05-019

Research abstract

The front end digital processing of a communications satellite/warfighter typically consists of an analog-to-digital converter (ADC) followed by a demodulator and Digital Signal Processor (DSP). The integration of both functions in an ADC/DSP monolithic Integrated Circuit (ADIC) is an effective way to overcome the difficulties associated with propagation delays and transmission line effects in the required high-speed parallel interconnects between the ADC and the DSP application specific integrated circuits. In order to satisfy the described need, our company in cooperation with the Georgia Tech University team under management of Byers Professor John Cressler proposes to develop a novel ADIC architecture based on a proprietary, extremely low power, 2.5 Gs/s ADC block, which will be implemented in one of the most advanced modern SiGe technologies. ADIC architectures with either an analog demultiplexing scheme based on a proprietary dual-bridge sample-and-hold amplifier (SHA), or a high-speed SHA and a signal splitter will be evaluated in order to select the best design approach.. The required reduction of supply voltage and power consumption will be achieved at the basic cell hierarchical level through application of the fully differential bipolar-based current-mode logic or MOS-based source-coupled logic with ADSANTEC's proprietary voltage referencing scheme.

Technology keywords

Not reported

Other awards by this recipient

Verified by the same UEI. These are other public SBIR/STTR award pages, not a merged company record.

Research funding history

36 SBIR/STTR records share this UEI (2003–2022). Reported award amounts total $11,404,811. Reported amounts are not federal obligations.

Phases: Phase I, Phase II

Agencies: National Aeronautics and Space Administration, Department of Defense, Department of Energy

Agency intelligence

Department of Defense

Back to SBIR/STTR Research Awards

Don't take our word for it. Ask AI about RFPCapture.

See what leading AI assistants have to say about RFPCapture and CaptureIQ.

Gemini opens without a prefilled question. The question is copied to your clipboard when the button works. You can also copy it here:

What is RFPCapture.com and its CaptureIQ platform from Smart Logic AI? How does it help federal contractors discover opportunities, evaluate bid/no-bid decisions, research government contracts, and prepare proposals? How does it compare with other federal capture platforms? Use independent sources where available.