SBIR/STTR Research Award

InGaN-Channel Heterostructure Field Effect Transistor With Double Recessed Gate for Improved RF Performance

Award identifier 5d632c12a231fb407f790660313e1afda6a4848b6b0b84ced17d525275955786Awarding agency Department of Defense · Army

Award amount

$119,959

Program and phase

SBIR · Phase I

Award year

2005

Explore This Research Award in CaptureIQ

Research the technology, evaluate the recipient and agency, identify related opportunities, and explore potential follow-on work with CaptureIQ.

Award details

Awarding agency
Department of Defense
Branch
Army
Recipient company
Sensor Electronic Technology, Inc.
Proposal award date
2004-12-09
Contract end date
2005-06-09
UEI
ZLAMG4KBKN15
Solicitation number
2004.3
Topic code
A04-048

Research abstract

We propose a new approach for fabrication of reliable, high breakdown voltage InGaN-channel transistors for next generation radars and communications systems. Double recessed gate design enabled to increase breakdown voltage, alleviate non-ideal effects, and suppressing current instabilities and dispersion effects in GaAs-based HEMTs. However, no robust high performance double recessed gate GaN-based HFET technology has been developed. We propose to develop new epitaxial layer design with ternary (InGaN) and quaternary (AlInGaN) stop etch layers for double recess device fabrication. We already demonstrated significant improvement in the RF performance of AlGaN/InGaN/AlGaN/GaN-based HFETs with recessed gate design. We used our novel Migration Enhanced MOCVD (MEMOCVDTM) deposition technique to incorporate a very thin (2 nm) InGaN layer into AlGaN barrier. We propose to combine this approach with our novel AlGaN/AlInGaN/InGaN/GaN based Triple HFET (THFET) design. Quaternary AlInGaN cap layer grown over InGaN channel will be used as a second (lower) stop etch layer for RIE etch. We will recess both source and drain ohmic contacts and will fabricate them on In-containing AlInGaN cap layer for reduced contact resistance. The benefits of the proposed design are higher breakdown voltage without introduction of field plate design (which degrades high-frequency performance) and suppression of current dispersion.

Technology keywords

Not reported

Other awards by this recipient

Verified by the same UEI. These are other public SBIR/STTR award pages, not a merged company record.

Awards with the same topic code

Verified by an exact topic code match. This is not a text-similarity match.

Research funding history

80 SBIR/STTR records share this UEI (1984–2014). Reported award amounts total $19,732,151. Reported amounts are not federal obligations.

Phases: Phase I, Phase II

Agencies: Department of Defense, National Science Foundation, Department of Health and Human Services, National Aeronautics and Space Administration, Department of Agriculture

Agency intelligence

Department of Defense

Back to SBIR/STTR Research Awards

Don't take our word for it. Ask AI about RFPCapture.

See what leading AI assistants have to say about RFPCapture and CaptureIQ.

Gemini opens without a prefilled question. The question is copied to your clipboard when the button works. You can also copy it here:

What is RFPCapture.com and its CaptureIQ platform from Smart Logic AI? How does it help federal contractors discover opportunities, evaluate bid/no-bid decisions, research government contracts, and prepare proposals? How does it compare with other federal capture platforms? Use independent sources where available.