SBIR/STTR Research Award

Monolithically Integrated Rad-Hard SiC Gate Driver for 1200 V DMOSFETs

Award identifier fa513048fd33cba22e71b380edaf5cd680213acf4fd2e6d89760fa911794d400Awarding agency National Aeronautics and Space Administration

Award amount

$125,000

Program and phase

SBIR · Phase I

Award year

2016

Explore This Research Award in CaptureIQ

Research the technology, evaluate the recipient and agency, identify related opportunities, and explore potential follow-on work with CaptureIQ.

Award details

Awarding agency
National Aeronautics and Space Administration
Branch
Not reported
Recipient company
GENESIC SEMICONDUCTOR INC.
Proposal award date
2016-06-10
Contract end date
2017-01-31
UEI
DV7NF6NE49J6
Solicitation number
Not reported
Topic code
S3.03

Research abstract

This two-phase SBIR program targets the need for highly integrated SiC-based electronics systems by developing analog and digital circuits that can be fully integrated with 4H-SiC power switching devices, enabling eventual realization of a monolithic, highly integrated gate driver circuit. Specifically, the final goal of this program is to develop and demonstrate a fully integrated, isolated, high-side/low-side gate driver architecture, having an integrated SiC power MOSFET. In addition to integrated resistors and capacitors, development of SiC CMOS technology will entail the demonstration of lateral SiC NMOSFETs and the more challenging SiC PMOSFET devices with adequate performance and radiation hardness. During Phase I, the development of a rad-hard SiC PMOS process will be investigated. In parallel, capitalizing on GeneSiC?s already developed SiC NMOS process, an NMOS-only gate drive buffer circuit will be designed and implemented on the same host substrate as 1200 V SiC DMOSFETs. Compact device models will be generated during Phase II from the results of the SiC NMOS/PMOS process development. Pending successful development of a rad-hard SiC PMOS process during Phase I, Phase II will focus on building an entire SiC CMOS-based gate drive circuit and integrating it with a 1200 V SiC DMOSFET.

Technology keywords

Not reported

Other awards by this recipient

Verified by the same UEI. These are other public SBIR/STTR award pages, not a merged company record.

Awards with the same topic code

Verified by an exact topic code match. This is not a text-similarity match.

Research funding history

41 SBIR/STTR records share this UEI (2006–2021). Reported award amounts total $20,963,272. Reported amounts are not federal obligations.

Phases: Phase I, Phase II

Agencies: Department of Energy, Department of Defense, National Aeronautics and Space Administration, Department of Commerce

Agency intelligence

National Aeronautics and Space Administration

Back to SBIR/STTR Research Awards

Don't take our word for it. Ask AI about RFPCapture.

See what leading AI assistants have to say about RFPCapture and CaptureIQ.

Gemini opens without a prefilled question. The question is copied to your clipboard when the button works. You can also copy it here:

What is RFPCapture.com and its CaptureIQ platform from Smart Logic AI? How does it help federal contractors discover opportunities, evaluate bid/no-bid decisions, research government contracts, and prepare proposals? How does it compare with other federal capture platforms? Use independent sources where available.